

**NEW UTILITY PATENT APPLICATION
TRANSMITTAL***(Only for new nonprovisional applications under 37 C.F.R. 1.53(b))*Docket No.
M4065.0210/P210Total pages in this
submission**TO THE ASSISTANT COMMISSIONER FOR PATENTS****Box Patent Application
Washington, D.C. 20231**

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

IMPROVED MEMORY CELL CAPACITOR STRUCTURE AND METHOD OF FORMATION

and invented by:

Sam Yang and Dan Gealy

IF A CONTINUATION APPLICATION, check appropriate box and supply requisite information:

☐

Continuation

☐

Divisional

☐

Continuation-in-part (CIP) of prior application No.:

Enclosed are:

Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 30 pages(s) and including the following:
 - a. ☒ Descriptive title of the invention
 - b. ☐ Cross references to related applications *(if applicable)*
 - c. ☐ Statement regarding Federally-sponsored research/development *(if applicable)*
 - d. ☐ Reference to microfiche appendix *(if applicable)*
 - e. ☒ Background of the invention
 - f. ☒ Brief summary of the invention
 - g. ☒ Brief description of the drawings *(if drawings filed)*
 - h. ☒ Detailed description
 - i. ☒ Claims as classified below
 - j. ☒ Abstract of the disclosure

Application Elements (continued)

3. ☒ Drawing(s) (when necessary as prescribed by 35 U.S.C. 113)
- ☒ Formal ☐ Informal Number of sheets: 4
4. ☒ Oath or Declaration
- a. ☒ Newly executed (original or copy) ☐ Unexecuted
- b. ☐ Copy from a prior application (37 C.F.R. 1.63(d) (for continuation/divisional applications only)
- c. ☐ With Power of Attorney ☒ Without Power of Attorney
5. ☐ Incorporation by reference (usable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Computer program in microfiche
7. ☐ Genetic sequence submission (if applicable, all must be included)
- a. ☐ Paper copy
- b. ☐ Computer readable copy
- c. ☐ Statement verifying identical paper and computer readable copies

Accompanying Application

8. ☒ Assignment papers (cover sheet & document(s))
9. ☒ 37 C.F.R. 3.73(b) statement (when there is an assignee)
10. ☐ English translation document (if applicable)
11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☐ Certified copy of priority document(s) (if foreign priority is claimed)
15. ☐ Certificate of Mailing
- ☐ First Class ☐ Express Mail (Label No.: _____)
16. ☐ Small Entity statement(s) -- # submitted _____ (if Small Entity status claimed)

Accompanying Application (continued)17. ☐ Additional enclosures (please identify below):**Fee Calculation and Transmittal**

The filing fee for this utility patent application is calculated and transmitted as follows:

☒ Large Entity☐ Small Entity

<u>CLAIMS AS FILED</u>					
For	# Filed	# Allowed	# Extra	Rate	Fee
Total Claims	96	- 20 =	76	x \$18.00	\$1,368.00
Independent Claims	3	- 3 =		x \$78.00	
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					
Other Fees (specify purpose): - Assignment Recordation Fee					\$40.00
BASIC FEE					\$690.00
TOTAL FILING FEE					\$2098.00

☒ A check in the amount of \$2098.00 to cover the total filing fee is enclosed.☒ The Commissioner is hereby authorized to charge and Deposit Account No. 4 - 1073 as described below. A duplicate copy of this sheet is enclosed.☐ Charge the amount of _____ as filing fee.☒ Credit any overpayment.☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.31(b).Dated: June 6, 2000

Thomas J. D'Amico
Attorney Reg. No.: 28,371
Dickstein Shapiro Morin & Oshinsky LLP
2101 L Street NW
Washington, DC 20037-1526
(202) 785-9700

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
APPLICATION FOR U.S. LETTERS PATENT**

5

Title:

**IMPROVED MEMORY CELL CAPACITOR STRUCTURE AND METHOD OF
FORMATION**

10

Inventors:

Sam YANG

Dan GEALY

15

20

Dickstein Shapiro Morin
& Oshinsky LLP
2101 L Street, N.W.
Washington, DC 20037
(202) 785-9700

BACKGROUND OF THE INVENTION

The present invention relates to the design and manufacture of dynamic random access memory (DRAM) devices and particularly to a method of fabrication and resulting structure of Metal-Insulator-Metal (MIM) capacitors which have reduced capacitor current
5 leakage.

DESCRIPTION OF RELATED ART

The memory cells of modern dynamic random access memory (DRAM) devices contain two main components: a field effect transistor and a capacitor. High memory capacity DRAM cells typically employ a non-planar capacitor structure. Two basic non-planar
10 capacitor structures are currently popular: the trench capacitor and the stacked capacitor. Their fabrication typically require considerably more masking, deposition and etching steps than for planar capacitor structures. The MIM structure can be used for either type of non-planar capacitor. Most manufacturers of 4-megabit or larger DRAMS utilize a non-planar capacitor. A non-planar capacitor structure with a Metal-Insulator-Metal (MIM) structure
15 provides higher capacitance and hence makes it possible to produce higher density memories.

The top and bottom conducting layers, also referred to as electrodes or plates, of a MIM capacitor are typically patterned from individual layers of various metal materials and sandwich a dielectric layer. Both the top and bottom conducting layers are often made
20 with the same material; however this is not a requirement. Increasing the dielectric constant for the dielectric layer allows greater charge to be stored in a cell capacitor for a given dielectric thickness. To this end Tantalum Oxide and Barium Strontium Titanate

(BST) have been described as useful dielectric materials, as they both have high dielectric constants, also referred to as high permittivity or large capacitance. See, U.S. Patent No. 5,142,438; Benjamin Chih-ming Lai and Joseph Ya-min Lee, Leakage Current Mechanism of Metal-Ta₂O₅-Metal Capacitors for Memory Device Applications, 146 Journal of the Electrochemical Society 262 (1999); Tomonori Aoyama, Soichi Yamazaki, and Keitaro Imai, Ultrathin Ta₂O₅ Film Capacitor with Ru Bottom Electrode, 145 Journal of the Electrochemical Society 2961 (1998); and G.W. Dietz, M. Schumacher, R. Waser, S.K. Streiffner, C. Basceri, and A.I. Kingon, Leakage Currents in Ba_{0.7}Sr_{0.3}TiO₃ Thin Films for Ultra-density Dynamic Random Access Memories, 82 Journal of Applied Physics 2359 (1997). The higher the permittivity or dielectric capacitance of the dielectric material, the more charge can be stored by the capacitor. In addition a smaller capacitor with a higher permittivity can also store the same amount of charge as a larger capacitor with a lower permittivity.

As discussed in cited materials, when a Tantalum Oxide or BST film is used as a dielectric layer in a stacked capacitor structure an oxygen annealing process must be employed after dielectric film deposition to reduce the high current leakage. As formed the dielectric layer contains defects such as oxygen vacancies. The oxygen anneal performed before depositing the top conducting layer fills oxygen vacancies in the dielectric layer. The cited references teach that current leakage from a MIM stacked capacitor is significantly reduced after an oxygen anneal is performed on the dielectric layer. However, during subsequent wafer fabrication, the dielectric layer develops oxygen vacancies which contribute to capacitor current leakage. For example a Tantalum Oxide film could react

What is needed is a DRAM cell which further reduces the current leakage from a capacitor.

5

10

20

oxygen ions pass through the oxygen permeable top conducting layer and are diffused into the dielectric layer and fill oxygen vacancies created in the dielectric layer during the deposition and patterning of the top conducting layer which reduces current leakage through the dielectric layer.

5 The second anneal may be performed for a period of between 10 seconds and 60 minutes at a temperature of between 300 and 800 degrees Celsius and at a pressure of 1 to 760 torr. Also disclosed are preferred compounds for use as the top and bottom conducting layers of the stacked capacitor and for use in the anneal step. The anneal step can also be enhanced with plasma, remote plasma, or ultraviolet light.

10 BRIEF DESCRIPTION OF THE DRAWINGS

These and other advantages and features of the invention will be more readily understood from the following detailed description of the invention which is provided in connection with the accompanying drawings.

FIG. 1 is a cross-sectional view of a stacked capacitor of a dynamic random access
15 memory (DRAM) array which is fabricated in accordance with the invention.

FIG. 2 is a graphical comparison of the current leakage of a stacked capacitor with a top conducting layer of Platinum (Pt), a bottom conducting layer of Tungsten Nitride (WN_x), a dielectric layer of Tantalum Pentoxide (Ta_2O_5) before and after a second anneal step performed on the top conducting layer.

20 FIG. 3 is a graphical comparison of the current leakage of four stacked capacitors with a top and bottom conducting layer of Platinum (Pt) and a dielectric layer of Barium

Strontium Titanate (BST) after several different anneal steps were performed on the four capacitors.

FIG. 4 illustrates a processor based system employing an improved dynamic random access memory (DRAM) device with a capacitor fabricated in accordance with the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to FIG. 1, a cross-sectional portion of a dynamic random access memory (DRAM) array 10 of a stacked capacitor design is depicted after a final insulating layer 48 is applied to the capacitor cell. The capacitor cell is built on a substrate 12, which also contains a gate oxide region 14 and a pair of source/drain diffusion regions 22. A pair of gate stacks 29, 31 are formed by an oxide layer 50, doped poly-silicon layer 18, a silicide region 56, and an insulating cap layer 55. The doped poly-silicon layer 18 of gate stack 29 acts as a word line for the DRAM device. In this embodiment stacked gate 29 and diffusion regions 22, form an access transistor for a memory cell which includes the access transistor and a capacitor. Electrically insulated sidewall spacers 54 are formed on the sidewalls of the gate stacks 29, 31. Also shown are a pair of electrically conductive plugs 62, 63 extending through to the respective diffusion regions 22. An insulating layer 44 of Borophosphosilicate glass (BPSG) or other suitable insulation material is provided over the stacked gates 29, 31 and substrate 12 and the plugs 62, 63 are formed in this insulating layer.

An overlying insulating layer 46 of BPSG or other suitable insulation material layer is provided over insulating layer 44, and includes an opening 30 through to conductive plug 63. Another opening is formed in layer 46 down to plug 62 and is filled with a conductor 61. A capacitor is formed in opening 30 and includes a bottom conducting layer 34, a dielectric layer 36, and a top conducting layer 38. After the bottom conducting layer 34 and dielectric layer 36 are deposited a first anneal is performed on the capacitor prior to depositing the top conducting layer 38.

The dielectric layer 36 anneal is performed with an oxidizing gas, for between 10 seconds and 60 minutes, preferably between 10 seconds to 30 minutes, at a temperature of between 300 and 800 degrees Celsius, preferably between 400 and 650 degrees Celsius, and at a pressure of between 1 to 760 torr, preferably 2 to 660 torr. Suitable oxidizing gas compounds for use in the anneal step include: Oxygen (O_2), Ozone (O_3), Nitrous Oxide (N_2O), Nitric Oxide (NO), and water vapor (H_2O). These gases can be introduced individually into an oxidizing chamber or can be produced from reactions of other materials in the oxidization chamber. The oxidizing gas could also be a mixture of one or more these gases with an inert gas such as Argon (Ar), Helium (He), Nitrogen (N_2), or other compound mixtures which produces reacting oxygen ions. The introduction of these materials during the dielectric anneal may also be enhanced by plasma, remote plasma, or ultraviolet light. The flow rate of the gas should be between 0.01 and 10 liters per minute (l/min). A typical prior art process for the dielectric anneal on a dielectric layer of Tantalum Oxide is Ozone gas for 3 minutes, at a temperature of 475 degrees Celsius, and at a pressure of 4.0 torr. A typical prior art process for the dielectric anneal on a dielectric

layer of Barium Strontium Titanate (BST) is Ozone gas, enhanced with plasma for 3 minutes at a temperature of 475 degrees Celsius at a pressure of 4.0 torr.

After the dielectric anneal, the top conducting layer 38 is deposited patterned, and etched such that capacitors are formed in opening 30 on the wafer 12. An anneal in the presence of oxygen after a dielectric layer 36 of Tantalum Oxide or BST film has been deposited replenishes much of the oxygen lost from the dielectric layer 36 during the layer's deposition.

The present invention further improves the dielectric property of the dielectric layer 36 by adding an oxidizing gas anneal (second anneal) which fills the oxygen voids created in the dielectric layer 36 after the top conducting layer 38 is deposited. The second anneal should be performed with an oxidizing gas, for between 10 seconds and 60 minutes, preferably between 10 seconds to 30 minutes, at a temperature of between 300 and 800 degrees Celsius, preferably between 400 and 750 degrees Celsius, and at a pressure of between 1 to 760 torr, preferably 2 to 660 torr. Suitable oxidizing gas compounds for use in the second anneal step include: Oxygen (O_2), Ozone (O_3), Nitrous Oxide (N_2O), Nitric Oxide (NO), and water vapor (H_2O). These gases can be introduced individually into an oxidizing chamber or can be produced from reactions of other materials in the oxidization chamber. The oxidizing gas could also be a mixture of one or more these gases with an inert gas such as Argon (Ar), Helium (He), Nitrogen (N_2), or other compound mixtures which produces reacting oxygen ions. The introduction of these materials during the second anneal may also be enhanced by plasma, remote plasma, or ultraviolet light. The flow rate of the gas is between 0.01 and 10 liters per minute (l/min).

After the capacitor cell is formed the substrate 12 is then coated with insulating layer 48 of BPSG or other suitable insulation material. Also shown in Figure 1 is an electrically conductive bit line 70 which connects to active region 22 through conductive plugs 61 and 62 and word line 18, which is also the gate of access transistor 29. The array and peripheral circuitry are then completed using techniques well-known in the art.

A first preferred embodiment for a stacked capacitor cell has a bottom conducting layer 34 and top conducting layer 38 formed from a noble metal, which resists oxidization. The bottom conducting layer 34 can be permeable to oxygen, but it should resist oxidization. However, if the bottom layer 34 is permeable to oxygen, an oxygen barrier layer may be needed between the bottom layer 34 and plug 63 to prevent layer 63 made of poly-silicon from oxidizing during the anneal process. The bottom conducting layer 34 and top conducting layer 38 can be of different materials. The bottom conducting layer 34 can be a metal, metal alloy, conducting metal oxide, or metal nitride. The bottom conducting layer is formed of compounds selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), Platinum Iridium (PtIr), Ruthenium, Ruthenium Oxide (RuO_2), Rhodium Oxide (RhO_2), Chromium Oxide (CrO_2), Molybdenum Oxide (MoO_2), Rhemium Oxide (ReO_3), Iridium Oxide (IrO_2), Titanium Oxides (TiO_1 or TiO_2), Vanadium Oxides (VO_1 or VO_2), Niobium Oxides (NbO_1 or NbO_2), and Tungsten Nitride (WN_x , WN , or W_2N). The bottom conducting layer 34 is preferably formed from Platinum (Pt), a Platinum alloy, such as Platinum Rhodium (PtRh) or Platinum Iridium (PtIr), or Tungsten Nitride (WN_x , WN , or W_2N).

The dielectric layer 36 should be an metal dielectric oxide with a dielectric constant between 7 and 300. The dielectric layer 36 is formed from compounds selected from the group consisting of: Tantalum Oxide, Tantalum Pentoxide (Ta_2O_5), Barium Strontium Titanate (BST), Aluminum Oxide (Al_2O_3), Zirconium Oxide (ZrO_2), Praseodymium Oxide (PrO_2), Tungsten Oxide (WO_3), Niobium Pentoxide (Nb_2O_5), Strontium Bismuth Tantalate (SBT), Hafnium Oxide (HfO_2), Hafnium Silicate, Lanthanum Oxide (La_2O_3), Yttrium Oxide (Y_2O_3) and Zirconium Silicate. The dielectric layer 36 is preferably formed from Tantalum Pentoxide (Ta_2O_5), Barium Strontium Titanate (BST), Strontium Bismuth Tantalate (SBT), Aluminum Oxide (Al_2O_3), Zirconium Oxide (ZrO_2) or Hafnium Oxide (HfO_2). If the dielectric layer 36, is Tantalum Oxide, it could be amorphous or crystalline. If it is amorphous, it could be crystallized during the annealing process to achieve a higher dielectric permittivity. For example Tantalum Oxide amorphous has a dielectric constant between 18 and 25; however crystalline Tantalum Oxide has a dielectric constant 40. Prior to depositing the top conducting layer 38, the first anneal described above is performed.

The top conducting layer 38 must be a non-oxidizing metal, a noble metal, or a conducting metal oxide permeable to oxygen to allow oxidizing gas used in the second anneal step after the top conducting layer 38 is patterned to pass through the top conducting layer 38 and into the dielectric layer 36. The top conducting layer 38 is formed of compounds selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh) or Platinum Iridium (PtIr), Ruthenium, Ruthenium Oxide (RuO_2), Rhodium Oxide (RhO_2), Chromium Oxide (CrO_2), Molybdenum Oxide (MoO_2), Rhemium Oxide (ReO_3), Iridium Oxide (IrO_2), Titanium Oxides (TiO_1 or TiO_2), Vanadium Oxides (VO_1 or VO_2), and Niobium Oxides (NbO_1 or NbO_2). The top

conducting layer 38 is preferably formed from Platinum (Pt) or a Platinum alloy, such as Platinum Rhodium (PtRh) or Platinum Iridium (PtIr).

A second preferred embodiment for a stacked capacitor cell has a bottom 34 and top 38 conducting layer formed of a compound selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or Platinum Iridium (PtIr) and a dielectric layer 36 formed of a layer of either Tantalum Oxide or Barium Strontium Titanate (BST).

A third preferred embodiment of a stacked capacitor cell has a bottom conducting layer 34 formed of Tungsten Nitride (WN_x , WN, or W_2N), a dielectric layer 36 formed of Aluminum Oxide (Al_2O_3), and a top conducting layer 38 formed of a compound selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or Platinum Iridium (PtIr).

FIG. 2 is a comparison of the current leakage of a stacked capacitor with a Platinum (Pt) top conducting layer 38 and a Tungsten Nitride (WN_x) bottom conducting layer 34 and a Tantalum Pentoxide (Ta_2O_5) dielectric layer 36 before and after the top conducting layer 38 is annealed. The samples were constructed with a prior art first anneal on the dielectric layer 36 of Ozone gas, enhanced with plasma for 3 minutes at a temperature of 475 degrees Celsius at a pressure of 4.0 torr. After depositing the top conducting layer 38, a second oxidizing gas anneal, in accordance with the present invention, was performed for 3 minutes at a temperature of 475 degrees Celsius at a pressure of 4 torr, with an oxygen and ozone mixture. The capacitance of the capacitor, biased at 1 volt, was then measured after it had cooled to a temperature of 85 degrees Celsius. The x-axis shows the capacitance in capacitance per units/area (femto-Farad per micrometer squared (fF/μ^2)).

The y-axis shows the leakage current density in current per area (amperes per centimeter squared (A/cm^2)). As the diagram shows the capacitance of the capacitor before and after the anneal was approximately 21 (fF/μ^2); however the current leakage density after the anneal was reduced by a factor of approximately 10.

5 FIG. 3 is a comparison of the current leakage between a stacked capacitor with a Platinum (Pt) top 38 and bottom 34 conducting layer and a Barium Strontium Titanate (BST) dielectric layer. The four samples were each constructed with a prior art first anneal on the dielectric layer 36 of Ozone gas, enhanced with plasma for 3 minutes at a temperature of 475 degrees Celsius at a pressure of 4.0 torr. A second anneal step, in
10 accordance with the present invention, was performed on four samples after the top conducting layer 38 was deposited, at a temperature of 550 degrees Celsius and a pressure of 660 torr. One capacitor was subject to Oxygen gas anneals of 10 minutes, one capacitor was subject to Oxygen gas anneals for 30 minutes, and one with Nitrogen gas for 10 minutes and one with Nitrogen gas for 30 minutes. The capacitance of the capacitors,
15 biased at 1 volt, was then measured after anneal. The wafer was heated to 85° C during measurement to simulate stringent real DRAM application conditions.

The x-axis shows the capacitance in capacitance per unit area (femto-Farad per micrometer squared (fF/μ^2)). The y-axis shows the leakage current density in current per unit area (amperes per centimeter squared (A/cm^2)). As the diagram shows the current
20 leakage density for capacitors annealed with Nitrogen gas for both the 10 and 30 minute anneals produced a current leakage that exceed 2000 (A/cm^2), which was the maximum level the machine could detect. As expected, the capacitors annealed with Nitrogen gas,

which is an inert non-oxidizing gas, produced no current leakage reduction. However, the two capacitors which were annealed with Oxygen gas for 10 and 30 minute anneals had current leakage density reductions by a factor of 10 to 100 times of the Nitrogen gas samples. Thus the test shows that performing an anneal step with an oxidizing gas after the top conducting layer 38 is formed substantially reduced capacitor current leakage.

FIG. 4 illustrates a typical processor based system 102, including a DRAM memory device 108 containing a stacked capacitor fabricated according to the present invention as illustrated in FIG. 1 and described above. A processor based system, such as a computer system 102, generally comprises a central processing unit (CPU) 112, for example a microprocessor, that communicates with one or more input/output(I/O) devices 104, 106 over a bus 118. The computer system 102 also includes a read only memory device (ROM) 110 and may include peripheral devices such as floppy disk drive 114 and a CD ROM drive 116 which also communicates with the CPU 112 over the bus 118. DRAM device 108 preferably has a stacked capacitor which includes a top conducting layer anneal as previously described with reference to FIGS. 1-3.

While the invention has been illustrated and described in detail in the drawings and foregoing description, the above description and accompanying drawings are only illustrative of preferred embodiment which can achieve the features and advantages of the present invention. It is not intended that the invention be limited to the embodiments shown and described in detail herein. The invention is only limited by the scope of the following claims.

[illegible]

1. A capacitor for a semiconductor device, said capacitor comprising:

a bottom conducting layer;

a dielectric layer deposited on said bottom conducting layer; and

an oxygen permeable top conducting layer deposited and annealed on said dielectric
5 layer.

2. The capacitor of claim 1, wherein said bottom conducting layer is formed of a material
selected from the noble metal group.

3. The capacitor of claim 1, wherein said bottom conducting layer is formed of a metal.

4. The capacitor of claim 1, wherein said bottom conducting layer is formed of a metal
10 alloy.

5. The capacitor of claim 1, wherein said bottom conducting layer is formed of a
conducting metal oxide.

6. The capacitor of claim 1, wherein said bottom conducting layer is formed of a metal
nitride.

- 15 7. The capacitor of claim 1, wherein said bottom conducting layer is formed of a material
selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh),
Platinum Iridium (PtIr), Ruthenium, Ruthenium Oxide (RuO₂), Rhodium Oxide
(RhO₂), Chromium Oxide (CrO₂), Molybdenum Oxide (MoO₂), Rhemium Oxide
(ReO₃), Iridium Oxide (IrO₂), Titanium Oxides (TiO₁ or TiO₂), Vanadium Oxides

(VO₁ or VO₂), Niobium Oxides (NbO₁ or NbO₂), and Tungsten Nitride (WN_x, WN, or W₂N).

8. The capacitor of claim 7, wherein said bottom conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh),

5 Platinum Iridium (PtIr), and Tungsten Nitride (WN_x, WN, or W₂N).

9. The capacitor of claim 1, wherein said bottom conducting layer is placed on top of an oxygen barrier.

10. The capacitor of claim 1, wherein said dielectric layer is a dielectric metal oxide layer.

11. The capacitor of claim 1, wherein said dielectric layer has a dielectric constant between 7
10 and 300.

12. The capacitor of claim 1, wherein said dielectric layer is formed of a material selected from the group consisting of: Tantalum Oxide, Tantalum Pentoxide (Ta₂O₅), Barium Strontium Titanate (BST), Aluminum Oxide (Al₂O₃), Zirconium Oxide (ZrO₂), Praseodymium Oxide (PrO₂), Tungsten Oxide (WO₃), Niobium Pentoxide (Nb₂O₅),
15 Strontium Bismuth Tantalate (BST), Hafnium Oxide (HfO₂), Hafnium Silicate, Lanthanum Oxide (La₂O₃), Yttrium Oxide (Y₂O₃) and Zirconium Silicate.

13. The capacitor of claim 12, wherein said dielectric layer is formed of a material selected from the group consisting of: Tantalum Oxide, Tantalum Pentoxide (Ta₂O₅), Barium Strontium Titanate (BST), Strontium Bismuth Tantalate (SBT), Aluminum Oxide
20 (Al₂O₃), Zirconium Oxide (ZrO₂) and Hafnium Oxide (HfO₂).

14. The capacitor of claim 13, wherein said dielectric layer is Tantalum Oxide and is amorphous or crystalline.

15. The capacitor of claim 1, wherein said top conducting layer is formed of a material selected from the noble metal group.

5 16. The capacitor of claim 1, wherein said top conducting layer is formed of a non-oxidizing metal permeable to oxygen.

17. The capacitor of claim 1, wherein said top conducting layer is formed of a conducting metal oxide.

18. The capacitor of claim 1, wherein said top conducting layer is formed of a material
10 selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), Platinum Iridium (PtIr), Ruthenium, Ruthenium Oxide (RuO_2), Rhodium Oxide (RhO_2), Chromium Oxide (CrO_2), Molybdenum Oxide (MoO_2), Rhemium Oxide (ReO_3), Iridium Oxide (IrO_2), Titanium Oxides (TiO_1 or TiO_2), Vanadium Oxides (VO_1 or VO_2), and Niobium Oxides (NbO_1 or NbO_2).

15 19. The capacitor of claim 18, wherein said top conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), and Platinum Iridium (PtIr).

20 20. The capacitor of claim 1, wherein said bottom and top conducting layers are formed of a material selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or Platinum Iridium (PtIr) and said dielectric layer is a layer of Tantalum Oxide.

21. The capacitor of claim 1, wherein said bottom and top conducting layers are formed of a material selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or Platinum Iridium (PtIr) and said dielectric layer is a layer of Barium Strontium Titanate (BST).

5 22. The capacitor of claim 1, wherein said top conducting layer is formed of a material selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or Platinum Iridium (PtIr) and said bottom conducting layer is a layer of Tungsten Nitride (WN_x , WN, or W_2N) layer and said dielectric layer is a layer of Aluminum Oxide (Al_2O_3).

10 23. The capacitor of claim 1, wherein said top conducting layer is annealed with an oxygen compound.

24. The capacitor of claim 23, wherein said oxygen annealed layer is one annealed in the presence of a material selected from the group consisting of: Oxygen (O_2), Ozone (O_3), Nitrous Oxide (N_2O), Nitric Oxide (NO), and water vapor (H_2O).

15 25. The capacitor of claim 23, wherein said oxygen annealed layer is one annealed in the presence of a gas mixture containing at least one element selected from the group consisting: Oxygen (O_2), Ozone (O_3), Nitrous Oxide (N_2O), Nitric Oxide (NO), and water vapor (H_2O).

20 26. The capacitor of claim 23, wherein oxygen annealed layer is a plasma enhanced annealed layer.

27. The capacitor of claim 26, wherein said oxygen containing anneal is a remote plasma enhanced anneal.

28. The capacitor of claim 23, wherein said oxygen containing anneal is an ultraviolet light enhanced anneal.

5 29. The capacitor of claim 1, wherein said capacitor is a stacked capacitor.

30. The capacitor of claim 1, wherein further comprising an access transistor connected to said capacitor.

31. The capacitor of claim 1, wherein said capacitor forms part of a dynamic random access memory cell.

10 32. A method of forming a capacitor in a semiconductor device, said method comprising:

forming a bottom conducting layer;

forming a dielectric layer over the bottom conducting layer;

forming a top conducting layer over the dielectric layer; and

annealing the top conducting layer after it is formed.

15 33. A method of forming a capacitor of claim 32, wherein said capacitor is formed over a conductive plug, said method further comprising depositing an oxygen barrier over said conductive plug prior to forming the bottom conducting layer.

34. A method of forming a capacitor of claim 32, said method further comprising:

annealing the dielectric layer after it is formed.

35. A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a material selected from the noble metal group.

36. A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a metal.

37. A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a metal alloy.

38. A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a conducting metal oxide.

39. A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a metal nitride.

40. A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), Platinum Iridium (PtIr), Ruthenium, Ruthenium Oxide (RuO_2), Rhodium Oxide (RhO_2), Chromium Oxide (CrO_2), Molybdenum Oxide (MoO_2), Rhemium Oxide (ReO_3), Iridium Oxide (IrO_2), Titanium Oxides (TiO_1 or TiO_2), Vanadium Oxides (VO_1 or VO_2), Niobium Oxides (NbO_1 or NbO_2), and Tungsten Nitride (WN_x , WN or W_2N).

41. A method of forming a capacitor of claim 40, wherein said bottom conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), Platinum Iridium (PtIr), and Tungsten Nitride (WN_x, WN or W₂N).

42. A method of forming a capacitor of claim 32, wherein said dielectric layer is a dielectric metal oxide layer.

43. A method of forming a capacitor of claim 32, wherein said dielectric layer has a dielectric constant between 7 and 300.

44. A method of forming a capacitor of claim 32, wherein said dielectric layer is formed of a material selected from the group consisting of: Tantalum Oxide, Tantalum Pentoxide (Ta₂O₅), Barium Strontium Titanate (BST), Aluminum Oxide (Al₂O₃), Zirconium Oxide (ZrO₂), Praseodymium Oxide (PrO₂), Tungsten Oxide (WO₃), Niobium Pentoxide (Nb₂O₅), Strontium Bismuth Tantalate (SBT), Hafnium Oxide (HfO₂), Hafnium Silicate, Lanthanum Oxide (La₂O₃), Yttrium Oxide (Y₂O₃), and Zirconium Silicate.

45. A method of forming a capacitor of claim 44, wherein said dielectric layer is formed of a material selected from the group consisting of: Tantalum Oxide, Tantalum Pentoxide (Ta₂O₅), Barium Strontium Titanate (BST), Strontium Bismuth Tantalate (BST), Aluminum Oxide (Al₂O₃), Zirconium Oxide (ZrO₂) and Hafnium Oxide (HfO₂).

46. A method of forming a capacitor of claim 45, wherein said dielectric layer is Tantalum Oxide and is crystalline or amorphous material.

47. A method of forming a capacitor of claim 46, wherein said amorphous dielectric layer is heated to a temperature above 200 degrees Celsius to change said dielectric layer from an amorphous material to a crystalline material.

48. A method of forming a capacitor of claim 32, wherein said top conducting layer is formed of a material selected from the noble metal group.

49. A method of forming a capacitor of claim 32, wherein said top conducting layer is formed of a non-oxidizing metal permeable to oxygen.

50. A method of forming a capacitor of claim 32, wherein said top conducting layer is formed of a conducting metal oxide.

51. A method of forming a capacitor of claim 32, wherein said top conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), Platinum Iridium (PtIr), Ruthenium, Ruthenium Oxide (RuO_2), Rhodium Oxide (RhO_2), Chromium Oxide (CrO_2), Molybdenum Oxide (MoO_2), Rhemium Oxide (ReO_3), Iridium Oxide (IrO_2), Titanium Oxides (TiO_1 or TiO_2), Vanadium Oxides (VO_1 or VO_2), and Niobium Oxides (NbO_1 or NbO_2).

52. A method of forming a capacitor of claim 51, wherein said top conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), and Platinum Iridium (PtIr).

53. A method of forming a capacitor of claim 32, wherein said bottom and top conducting layers are formed of a material selected from the group consisting of: Platinum,

Platinum Rhodium (PtRh), or Platinum Iridium (PtIr) and said dielectric layer is a layer of Tantalum Oxide.

54. A method of forming a capacitor of claim 32, wherein said bottom and top conducting layers are formed of a material selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or Platinum Iridium (PtIr) and said dielectric layer is a layer of Barium Strontium Titanate (BST) or Strontium Bismuth Tantalate (SBT).

55. A method of forming a capacitor of claim 32, wherein said top conducting layers are formed of a material selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or Platinum Iridium (PtIr) and said bottom conducting layer is a layer of Tungsten Nitride (WN_x , WN or W_2N) layer and said dielectric layer is a layer of Aluminum Oxide (Al_2O_3).

56. A method of forming a capacitor of claim 32, wherein said annealing is performed with an oxidizing gas.

57. A method of forming a capacitor of claim 56, wherein said annealing is performed with a material selected from the group consisting of: Oxygen (O_2), Ozone (O_3), Nitrous Oxide (N_2O), Nitric Oxide (NO), and water vapor (H_2O).

58. A method of forming a capacitor of claim 57, wherein said annealing is performed with a gas mixture containing at least one element selected from the group consisting: Oxygen (O_2), Ozone (O_3), Nitrous Oxide (N_2O), Nitric Oxide (NO), and water vapor (H_2O).

59. A method of forming a capacitor of claim 56, wherein said annealing is a plasma enhanced annealing.

60. A method of forming a capacitor of claim 59, wherein said annealing is a remote plasma enhanced annealing.

5 61. A method of forming a capacitor of claim 56, wherein said annealing is an ultraviolet light enhanced annealing.

62. A method of forming a capacitor of claim 32, wherein said annealing is performed at a temperature between 300 and 800 degrees Celsius.

63. A method of forming a capacitor of claim 62, wherein said annealing is performed at a
10 temperature between 400 and 750 degrees Celsius.

64. A method of forming a capacitor of claim 32, wherein said annealing is performed at a pressure between 1 and 760 torr.

65. A method of forming a capacitor of claim 64, wherein said annealing is performed at a pressure between 2 and 660 torr.

15 66. A method of forming a capacitor of claim 32, wherein said annealing is performed for between 10 seconds and 60 minutes.

67. A method of forming a capacitor of claim 66, wherein said annealing is performed for between 10 seconds and 30 minutes.

68. A method of forming a capacitor of claim 32, wherein said annealing is performed in the presence of an oxygen as with a gas flow rate between 0.01 and 10 liters per second.

69. A processor system comprising:

a processor;

5 and a memory device coupled to said processor further comprising a capacitor structure, wherein said capacitor structure comprises:

a bottom conducting layer;

a dielectric layer deposited on said bottom conducting layer; and

10 an oxygen permeable top conducting layer deposited and annealed on said dielectric layer.

70. A processor system of claim 69, wherein said capacitor further comprises:

an annealed dielectric layer after it is formed.

71. The system of claim 69, wherein said bottom conducting layer is formed of a material selected from the noble metal group.

15 72. The system of claim 69, wherein said bottom conducting layer is formed of a metal.

73. The system of claim 69, wherein said bottom conducting layer is formed of a metal alloy.

74. The system of claim 69, wherein said bottom conducting layer is formed of a conducting metal oxide.

75. The system of claim 69, wherein said bottom conducting layer is formed of a metal nitride.

5 76. The system of claim 69, wherein said bottom conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), Platinum Iridium (PtIr), Ruthenium, Ruthenium Oxide (RuO_2), Rhodium Oxide (RhO_2), Chromium Oxide (CrO_2), Molybdenum Oxide (MoO_2), Rhemium Oxide (ReO_3), Iridium Oxide (IrO_2), Titanium Oxides (TiO_1 or TiO_2), Vanadium Oxides
10 (VO_1 or VO_2), Niobium Oxides (NbO_1 or NbO_2), and Tungsten Nitride (WN, WNX, or W_2N).

77. The system of claim 76, wherein said bottom conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), and Platinum Iridium (PtIr), and Tungsten Nitride (WN, WNX, or W_2N).

15 78. The system of claim 69, wherein said bottom conducting layer is placed on top of an oxygen barrier.

79. The system of claim 69, wherein said dielectric layer is a dielectric metal oxide layer.

80. The system of claim 69, wherein said dielectric layer has a dielectric constant between 7 and 300.

81. The system of claim 69, wherein said dielectric layer is formed of a material selected from the group consisting of: Tantalum Oxide, Tantalum Pentoxide (Ta_2O_5), Barium Strontium Titanate (BST), Aluminum Oxide (Al_2O_3), Zirconium Oxide (ZrO_2), Praseodymium Oxide (PrO_2), Tungsten Oxide (WO_3), Niobium Pentoxide (Nb_2O_5),
5 Strontium Bismuth Tantalate (SBT), Hafnium Oxide (HfO_2), Hafnium Silicate, Lanthanum Oxide (La_2O_3), Yttrium Oxide (Y_2O_3) and Zirconium Silicate.

82. The system of claim 81, wherein said dielectric layer is formed of a material selected from the group consisting of: Tantalum Pentoxide (Ta_2O_5), Barium Strontium Titanate (BST), Strontium Bismuth Tantalate (SBT), Aluminum Oxide (Al_2O_3), Zirconium
10 Oxide (ZrO_2) and Hafnium Oxide (HfO_2).

83. The system of claim 69, wherein said top conducting layer is formed of a material selected from the noble metal group.

84. The system of claim 69, wherein said top conducting layer is formed of a non-oxidizing metal permeable to oxygen.

15 85. The system of claim 69, wherein said top conducting layer is formed of a conducting metal oxide.

86. The system of claim 69, wherein said top conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), Platinum Iridium (PtIr), Ruthenium, Ruthenium Oxide (RuO_2), Rhodium Oxide
20 (RhO_2), Chromium Oxide (CrO_2), Molybdenum Oxide (MoO_2), Rhemium Oxide

(ReO_3), Iridium Oxide (IrO_2), Titanium Oxides (TiO_1 or TiO_2), Vanadium Oxides (VO_1 or VO_2), and Niobium Oxides (NbO_1 or NbO_2).

87. The system of claim 86, wherein said top conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), and
5 Platinum Iridium (PtIr).

88. The system of claim 69, wherein said bottom and top conducting layers are formed of a material selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or Platinum Iridium (PtIr) and said dielectric layer is a layer of Tantalum Oxide.

89. The system of claim 69, wherein said bottom and top conducting layers are formed of a
10 material selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or Platinum Iridium (PtIr) and said dielectric layer is a layer of Barium Strontium Titanate (BST).

90. The system of claim 69, wherein said top conducting layer is formed of a material selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or
15 Platinum Iridium (PtIr) and said bottom conducting layer is a layer of Tungsten Nitride (WN_x , WN, or W_2N) layer and said dielectric layer is a layer of Aluminum Oxide (Al_2O_3).

91. The system of claim 69, wherein said post deposition annealed top conducting layer is annealed with an oxygen compound.

20 92. The system of claim 91, wherein said oxygen annealed layer is annealed in the presence of a material selected from the group consisting of: Oxygen (O_2), Ozone (O_3), Nitrous

Oxide (N_2O), Nitric Oxide (NO), and a gas mixture containing Oxygen (O_2), Ozone (O_3), Nitrous Oxide (N_2O), Nitric Oxide (NO), and water vapor (H_2O).

93. The system of claim 91, wherein said oxygen annealed layer is annealed in the presence of a gas mixture containing at least one element selected from the group consisting of:

5 Oxygen (O_2), Ozone (O_3), Nitrous Oxide (N_2O), Nitric Oxide (NO), and water vapor (H_2O).

94. The system of claim 91, wherein said oxygen annealed layer is a plasma enhanced anneal layer.

95. The system of claim 94, wherein said oxygen containing anneal is a remote plasma
10 enhanced anneal.

96. The system of claim 91, wherein said oxygen containing anneal is an ultraviolet light enhanced anneal.

ABSTRACT

An improved dynamic random access memory (DRAM) device with a capacitor having reduced current leakage from the dielectric layer, and materials and methods for fabricating the improved DRAM device are disclosed. The capacitor is formed using an oxygen anneal after a top conducting layer of the capacitor is formed.

5

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled:

IMPROVED MEMORY CELL CAPACITOR STRUCTURE AND
METHOD OF FORMATION

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to in this oath or declaration.

I acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code

§ 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

NONE

I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

NONE

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Please address all correspondence to Thomas J. D'Amico of Dickstein Shapiro Morin & Oshinsky LLP located at 2101 L Street NW

Washington, DC 20037-1526. Telephone calls should be made to (202) 785-9700.

Full name of first inventor: Sam Yang

Inventor's signature:



Date: 5/26/00

Residence: Boise, ID

Citizenship: China

Post Office Address: 5923 S. Sweet Gum Way
Boise, ID 83716

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

DECLARATION FOR PATENT APPLICATION

Signature Page for Second Inventor

Full name of second inventor: Dan Gealy

Inventor's signature:  Date: 6/1/2006

Residence: Kuna, Idaho

Citizenship: United States of America

Post Office Address: 4300 Junayo Lane
Kuna, Idaho 83634

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:
Sam Yang et al.

Serial No.: Not Yet Assigned

Group Art Unit: Not Yet Assigned

Filed: Concurrently Herewith

Examiner: Not Yet Assigned

For: IMPROVED MEMORY CELL
CAPACITOR STRUCTURE
AND METHOD OF
FORMATION

Assistant Commissioner for Patents
Washington, D.C. 20231

**POWER OF ATTORNEY BY ASSIGNEE AND
CERTIFICATE BY ASSIGNEE UNDER 37 CFR § 3.73(b)**


Micron Technology, Inc., Assignee of the entire right, title and interest in the above-identified application by virtue of the Assignment attached hereto (which is also being submitted concurrently for recordation), hereby appoints the attorneys and agents of the firm of Dickstein Shapiro Morin & Oshinsky, LLP located at 2101 L Street, N.W., Washington, D.C. 20037, listed as follows: Gary M. Hoffman, 26,411; Thomas J. D'Amico, 28,371; Donald A. Gregory, 28,954; James W. Brady Jr., 32,115; Jon D. Grossman, 32,699; Mark J. Thronson, 33,082; Jeremy A. Cubert, 40,399; Laurence E. Fisher, 37,131; Brian A. Lemm, 43,748; John F. Levis, 34,210; Gianni Minutoli, 41,198; Edwin Oh, P-45,319; Eric Oliver, 35,307; William E. Powell III, 39,803; Paul L. Ratcliffe, 45,290; Mark E. Strickland, 45,138 and Salvatore P. Tamburo, P-45,153, and also attorneys of Micron Technology, Inc. as its attorneys with full power of substitution to prosecute this application and to transact all business in the Patent and Trademark Office in connection therewith.

The Assignee certifies that the above-identified assignment has been reviewed and to the best of the Assignee's knowledge and belief, title is in the assignee.

Please direct all correspondence regarding this application to the following:

Dickstein Shapiro Morin & Oshinsky LLP
2101 L Street NW
Telephone: (202) 785-9700
Fax: (202) 887-0689


MICRON TECHNOLOGY,



Michael L. Lynch
Chief Patent Counsel
Registration No. 30,871

Dated: 6-1-2010

United States Patent & Trademark Office
Office of Initial Patent Examination -- Scanning Division



Application deficiencies were found during scanning:

☒ Page(s) 4 of drawings were not present
for scanning. (Document title)

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

☐ Scanned copy is best available.